2009).
Bets Practices for Continued Down-Scaling
It has been suggested that CMOS technologies, at the current rate of development and due to the purely physical constraints of atomic size, will only remain viable until 2020 (Skotnicki et al. 2005). At some point in the relatively near future, it must be acknowledged, CMOS technologies will simply not be able to grow any smaller and remain useful -- there are very real and entirely insurmountable physical barriers to perpetual down-scaling. There are, however, effective methods for extending the technology's viability.
Specifically, the development and implementation of new materials has shown the most -- and in some cases the only -- effective method for combating the problems that arise in the persistent and continuing attempts to scale down CMOS technologies while retaining or even improving the overall functionality and operational success of the components. The use if high-k gates to replace the standard materials used in CMOS technologies for over a decade, though not a perfect solution, shows great promise in allowing for finer and more complete control over voltage leakage problems and parasitic consumption/resistance issues (Houssa et al. 2006). The development pf phase-change materials, which enabled finer memory control at lower voltage levels -- which in and of itself reduces statis, resistance, leakage, and other corruptive qualities that stem from the physical control issues of an electric charge as well as other problems facing the scaled-down technologies -- has also been a highly important step in the development of scaled-down CMOS technologies, and research and development into this area should continue as well (Lankhorst 2005).
Conclusion
It is the nature of technology to change, and ultimately for technologies to be replaced by entirely new, if similarly modeled, developments. This will be the ultimate fate of CMOS technologies, and the pure physical limitations of down-scaling appear to be brining this eventuality about in the near future. Until that time, however, there is still both practicality and profitability...
& Romano, E. (2008). "Molecular electronics in silico." Applied physics. A, Materials science & processing 91(2), pp. 181-210.
Chaudhury, S.; Sistia, K. & Chattopadhyay, S. (2009). "Genetic algorithm-based FSM synthesis with area-power trade-offs." Integration 42(3), pp. 376-84.
El-Hennawy, A. (1992). "Design and simulation of a high reliability non -- volatile CMOS EEPROM memory cell compatible with scaling -- down trends." International journal of electronics 72(1), pp. 73-87.
Fischer, T.; Olbrich, A.; Georgakos, G.; Lemaitre, B. & Schmitt-Landsiedel, D. (2007). "Impact of process variations and long-term degradation on 6T-SRAM cells. Advances in radio science 5, pp. 321-5.
Houssa, M.; Pantisano, L.; Ragnarsson, L.; Degraeve, R.; Schram, T.; Pourtois, G.; De Gendt, S.; Groeseneken, G. & Heyns, M. (2006). Electrical properties of high-? gate dielectrics: Challenges, current issues, and possible solutions. Materials science & engineering 51(4-6), pp. 37-85.
Kim, H.; Kim, J.; Chung, C.; Lim, J.; Jeong, J.; Hyoun, J.; Park, J.; Park, K.; Oh, H. & Yoon, J. (2008). "Effects of Parasitic Capacitance, External Resistance, and Local Stress on the RF Performance of the Transistors Fabricated by Standard 65-nm CMOS Technologies. IEEE transactions on electron devices 55(10), pp. 2712-7.
Lankhorst, M.; Ketelaars, B. & Wolters, R. (2005). "Low-cost and nanoscale non-volatile memory concept for future silicon chips." Nature Materials, 4(4), pp. 347-52.
Leitner, D. (2005). "Scaling Down CMOS." Video systems 31(6), pp. 17-8.
Manghiosini, M.; Ratti, L.; Re, V.; Speziali, V. & Traversi, G. (2007). "Resolution Limits in 130 nm and 90 nm CMOS Technologies for Analog Front-End Applications." IEEE transactions on nuclear science 54(3), pp. 531-7.
Slotnicki, T.; Boeuf, F.; Cerutti, R. & Monfray, S. (2005). "New materials and device architectures for the end-of-roadmap CMOS nodes." Materials science…
